

3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV IEC ESD PROTECTION


Check for Samples: MAX3243E


FEATURES

- Single-Chip and Single-Supply Interface for IBM™ PC/AT™ Serial Port
- ESD Protection for RS-232 Bus Pins
 - ±15-kV Human-Body Model (HBM)
 - ±8-kV IEC61000-4-2, Contact Discharge
 - ±15-kV IEC61000-4-2, Air-Gap Discharge
- Meets or Exceeds Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V_{CC} Supply
- Always-Active Noninverting Receiver Output (ROUT2B)
- Designed to Transmit at a Data Rate up to 500 kbit/s
- Low Standby Current . . . 1 µA Typ
- External Capacitors . . . 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Designed to Be Interchangeable With Maxim MAX3243E
- Serial-Mouse Driveability
- Auto-Powerdown Feature to Disable Driver Outputs When No Valid RS-232 Signal Is Sensed
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

APPLICATIONS

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION

The MAX3243E device consists of three line drivers, five line receivers, and a dual charge-pump circuit with ±15-kV ESD (HBM and IEC61000-4-2, Air-Gap Discharge) and ±8-kV ESD (IEC61000-4-2, Contact Discharge) protection on serial-port connection pins. The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. This combination of drivers and receivers matches that needed for the typical serial port used in an IBM PC/AT, or compatible. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. In addition, the device includes an always-active noninverting output (ROUT2B), which allows applications using the ring indicator to transmit data while the device is powered down. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate.

Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If $\overline{\text{FORCEOFF}}$ is set low, both drivers and receivers (except ROUT2B) are shut off, and the supply current is reduced to 1 μ A. Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur.

Auto-powerdown can be disabled when FORCEON and FORCEOFF are high, and should be done when driving a serial mouse. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than –2.7 V or has been between –0.3 V and 0.3 V for less than 30 µs. INVALID is low (invalid data) if all receiver input voltages are between –0.3 V and 0.3 V for more than 30 µs. Refer to Figure 5 for receiver input levels.

The MAX3243EC is characterized for operation from 0°C to 70°C. The MAX3243EI is characterized for operation from –40°C to 85°C.

ORDERING INFORMATION

| T _A | PACKA | AGE ^{(1) (2)} | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|--------------------------|------------------------|-----------------------|------------------|
| | SOIC - DW | Tape and reel | MAX3243ECDW | MAX3243EC |
| | 30IC - DVV | rape and reer | MAX3243ECDWR | IVIAA3243EC |
| | SCOD DD | Topo and roal | MAX3243ECDB | MAX3243EC |
| 0°C to 70°C | SSOP – DB Tape and reel | | MAX3243ECDBR | IVIAX3243EC |
| | TSSOP – PW Tape and reel | | MAX3243ECPW | MP243EC |
| | | | MAX3243ECPWR | IVIP243EC |
| | QFN – RHB | Tape and reel | MAX3243ECRHBR | MP243E |
| | SSOP – DB | Topo and roal | MAX3243EIDB | MAX3243EI |
| | 330F - DB | Tape and reel | MAX3243EIDBR | IVIAA3243EI |
| | SOIC - DW | Tape and reel | MAX3243EIDW | MAX3243EI |
| –40°C to 85°C | 30IC - DVV | rape and reer | MAX3243EIDWR | IVIAA3243EI |
| | TCCOD DW | Tone and real | MAX3243EIPW | MD242EI |
| | TSSOP – PW Tape and reel | | MAX3243EIPWR | MP243EI |
| | QFN – RHB | Tape and reel | MAX3243EIRHBR | MR243E |

⁽¹⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



FUNCTION TABLES

Each Driver⁽¹⁾

| | | INPUTS | | OUTPUT | |
|-----|---------|----------|---------------------------|--------|---------------------------------------|
| DIN | FORCEON | FORCEOFF | VALID RIN RS-232 LEVEL | DOUT | DRIVER STATUS |
| X | X | L | X | Z | Powered off |
| L | Н | Н | X | Н | Normal operation with |
| Н | Н | Н | X | L | auto-powerdown disabled |
| L | L | Н | Yes | Н | Normal operation with |
| Н | L | Н | Yes | L | auto-powerdown enabled |
| X | L | Н | No | Z | Powered off by auto-powerdown feature |

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

Each Receiver⁽¹⁾

| | INPUTS | | OUTPUT | RECEIVER STATUS |
|------|-----------------------|---|--------|---|
| RIN | FORCEON FORCEOFF ROUT | | | RECEIVER STATUS |
| X | Х | L | Z | Powered off |
| L | Х | Н | Н | |
| Н | Х | Н | L | Normal operation with auto-powerdown disabled/enabled |
| Open | Х | Н | Н | auto powerdown disabled/enabled |

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

ROUT2B and Outputs **INVALID** (1)


| | ntoo 122 and outputs into 122 | | | | | | | |
|---------------------------|-------------------------------|---------|----------|---------|--------|--------------------|--|--|
| | II | NPUTS | | OUTPUTS | | | | |
| VALID RIN RS-232 LEVEL | RIN2 | FORCEON | FORCEOFF | INVALID | ROUT2B | OUTPUT STATUS | | |
| Yes | L | Х | X | Н | L | | | |
| Yes | Н | X | X | Н | Н | A haranca a ationa | | |
| Yes | Open | X | X | Н | L | Always active | | |
| No | Open | Х | X | L | L | | | |

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

Copyright © 2005–2011, Texas Instruments Incorporated



LOGIC DIAGRAM (POSITIVE LOGIC)



www.ti.com

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|---|----------------------------|-------|--------------------------------|------|
| V _{CC} | Supply voltage range ⁽²⁾ | | -0.3 | 6 | V |
| V+ | Positive output supply voltage range ⁽²⁾ | | -0.3 | 7 | V |
| V- | Negative output supply voltage range ⁽²⁾ | | 0.3 | -7 | V |
| V+ - V- | Output supply voltage difference ⁽²⁾ | | | 13 | V |
| | Leave to the management | Driver (FORCEOFF, FORCEON) | -0.3 | | |
| VI | Input voltage range | Receiver | -25 | | V |
| M | Output valtage vana | Driver | -13.2 | -0.3 7 0.3 -7 13 -0.3 6 -25 25 | V |
| Vo | Output voltage range | Receiver (INVALID) | -0.3 | | V |
| | | DB package | | 62 | |
| θ_{JA} | Package thermal impedance (3) (4) | DW package | | 46 | °C/W |
| | | PW package | | 62 | |
| | Lead temperature 1,6 mm (1/16 in) from cas | e for 10 s | | 260 | °C |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND.

RECOMMENDED OPERATING CONDITIONS(1)

See Figure 6

| | rigure 0 | | | MIN | NOM | MAX | UNIT |
|----------------|---|------------------------|-------------------------|-----|-----|-----|------|
| | Cupply valtage | | V _{CC} = 3.3 V | 3 | 3.3 | 3.6 | V |
| | Supply voltage | | $V_{CC} = 5 V$ | 4.5 | 5 | 5.5 | V |
| \/ | Driver and central high level input valtage | DIN, FORCEOFF, FORCEON | V _{CC} = 3.3 V | 2 | | V | \/ |
| V_{IH} | Driver and control high-level input voltage | DIN, FORCEOFF, FORCEON | $V_{CC} = 5 V$ | 2.4 | | | V |
| V_{IL} | Driver and control low-level input voltage | DIN, FORCEOFF, FORCEON | | | | 0.8 | V |
| V_{I} | Driver and control input voltage | DIN, FORCEOFF, FORCEON | | 0 | | 5.5 | V |
| V_{I} | Receiver input voltage | | | -25 | | 25 | V |
| _ | Operating free air temperature | | MAX3243EC | 0 | | 70 | °C |
| T _A | Operating free-air temperature | | MAX3243EI | -40 | | 85 | |

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

ELECTRICAL CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

| | PAR | AMETER | TEST CONDITIONS | MIN | TYP ⁽²⁾ | MAX | UNIT |
|-----|-------------------------|-------------------------|--|-----|--------------------|-----|------|
| II | Input leakage current | FORCEOFF, FORCEON | | | ±0.01 | ±1 | μΑ |
| | | Auto-powerdown disabled | No load, FORCEOFF and FORCEON at V _{CC} | | 0.3 | 1 | mA |
| | Supply current | Powered off | No load, FORCEOFF at GND | | 1 | 10 | |
| Icc | (T _A = 25°C) | Auto-powerdown enabled | No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded, All DIN are grounded | | 1 | 10 | μΑ |

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

The package thermal impedance is calculated in accordance with JESD 51-7.



DRIVER SECTION

Electrical Characteristics (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

| | PARAMETER | TE | ST CONDITIONS | MIN | TYP ⁽²⁾ | MAX | UNIT |
|------------------|-------------------------------------|---|---|-----|--------------------|-----|------|
| V_{OH} | High-level output voltage | All DOUT at $R_L = 3 \text{ k}\Omega$ to 0 | GND | 5 | 5.4 | | V |
| V_{OL} | Low-level output voltage | All DOUT at $R_L = 3 \text{ k}\Omega$ to 0 | GND | -5 | -5.4 | | V |
| Vo | Output voltage (mouse driveability) | DIN1 = DIN2 = GND, DIN3 DOUT1 = DOUT2 = 2.5 m. | $B = V_{CC}$, 3-k Ω to GND at DOUT3, | ±5 | | | V |
| I _{IH} | High-level input current | $V_I = V_{CC}$ | | | ±0.01 | ±1 | μΑ |
| $I_{\rm IL}$ | Low-level input current | V _I at GND | | | ±0.01 | ±1 | μΑ |
| V_{hys} | Input hysteresis | | | | | ±1 | V |
| | Short-circuit output current (3) | $V_{CC} = 3.6 \text{ V},$ | $V_O = 0 V$ | | | ±60 | A |
| Ios | Short-circuit output current | $V_{CC} = 5.5 V,$ | $V_O = 0 V$ | | | ±60 | mA |
| ro | Output resistance | V_{CC} , V+, and V- = 0 V, | $V_O = \pm 2 V$ | 300 | 10M | | Ω |
| I _{off} | Output leakage current | FORCEOFF = GND, | $V_{O} = \pm 12 \text{ V}, \qquad V_{CC} = 0 \text{ to } 5.5 \text{ V}$ | | | ±25 | μΑ |

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

Switching Characteristics(1)

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

| | PARAMETER | TEST C | CONDITIONS | MIN | TYP ⁽²⁾ | MAX | UNIT |
|--------------------|------------------------------|--|--|-----|--------------------|-----|--------|
| | Maximum data rate | C _L = 1000 pF, One DOUT switching, | $R_L = 3 k\Omega$ See Figure 1 | 250 | 500 | | kbit/s |
| t _{sk(p)} | Pulse skew ⁽³⁾ | $C_L = 150 \text{ pF to } 2500 \text{ pF},$ | $R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$, See Figure 2 | | 100 | | ns |
| | Slew rate, transition region | $V_{CC} = 3.3 \text{ V},$ | C _L = 150 pF to 1000 pF | 6 | | 30 | |
| SR(tr) | (see Figure 1) | R_L = 3 kΩ to 7 kΩ, PRR = 250 kbit/s | C _L = 150 pF to 2500 pF | 4 | | 30 | V/µs |

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V + 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

ESD Protection

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
|----------------------------|---------------------------------|-----|------|
| | HBM | ±15 | kV |
| Driver outputs (pins 9–11) | IEC61000-4-2, Air-Gap Discharge | ±15 | kV |
| | IEC61000-4-2, Contact Discharge | ±8 | kV |

All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25 ^{\circ}\text{C}$.

Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

www.ti.com

RECEIVER SECTION

Electrical Characteristics (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽²⁾ | MAX | UNIT |
|------------------|---|--|----------------|-----------------------|-----|------|
| V_{OH} | High-level output voltage | $I_{OH} = -1 \text{ mA}$ | $V_{CC} - 0.6$ | V _{CC} – 0.1 | | V |
| V_{OL} | Low-level output voltage | I _{OH} = 1.6 mA | | | 0.4 | V |
| \/ | Positive-going input threshold voltage | V _{CC} = 3.3 V | | 1.6 | 2.4 | V |
| V _{IT+} | Positive-going input threshold voltage | V _{CC} = 5 V | | 1.9 | | V |
| \/ | Negative-going input threshold voltage | V _{CC} = 3.3 V | 0.6 | 1.1 | | V |
| V_{IT-} | Negative-going input threshold voltage | V _{CC} = 5 V | 0.8 | 1.4 | | V |
| V_{hys} | Input hysteresis (V _{IT+} – V _{IT-}) | | | 0.5 | | V |
| I _{off} | Output leakage current (except ROUT2B) | FORCEOFF = 0 V | | ±0.05 | ±10 | μΑ |
| ri | Input resistance | $V_I = \pm 3 \text{ V or } \pm 25 \text{ V}$ | 3 | 5 | 7 | kΩ |

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

Switching Characteristics⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | TYP ⁽²⁾ | UNIT |
|--------------------|---|---|--------------------|------|
| t _{PLH} | Propagation delay time, low- to high-level output | C _L = 150 pF, See Figure 3 | 150 | ns |
| t _{PHL} | Propagation delay time, high- to low-level output | | 150 | ns |
| t _{en} | Output enable time | $C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{ See Figure 4}$ | 200 | ns |
| t _{dis} | Output disable time | | 200 | ns |
| t _{sk(p)} | Puse skew ⁽³⁾ | See Figure 3 | 50 | ns |

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

ESD Protection

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
|---------------------------|---------------------------------|-----|------|
| | НВМ | ±15 | kV |
| Driver outputs (pins 4-8) | IEC61000-4-2, Air-Gap discharge | ±15 | kV |
| | IEC61000-4-2, Contact Discharge | ±8 | kV |

Product Folder Link(s): MAX3243E

Pulse skew is defined as |t_{PLH} - t_{PHL}| of each channel of the same device.



AUTO-POWERDOWN SECTION

Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
|-------------------------|--|---|-----------------------|-----|------|
| V _{IT+(valid)} | Receiver input threshold for INVALID high-level output voltage | FORCEON = GND, FORCEOFF = V _{CC} | | 2.7 | V |
| V _{IT-(valid)} | Receiver input threshold for INVALID high-level output voltage | FORCEON = GND, FORCEOFF = V _{CC} | -2.7 | | V |
| V _{T(invalid)} | Receiver input threshold for INVALID low-level output voltage | FORCEON = GND, FORCEOFF = V _{CC} | -0.3 | 0.3 | V |
| V _{OH} | INVALID high-level output voltage | I _{OH} = -1 mA, FORCEON = GND, FORCEOFF = V _{CC} | V _{CC} - 0.6 | | V |
| V _{OL} | INVALID low-level output voltage | $I_{OL} = 1.6 \text{ mA}$, FORCEON = GND, FORCEOFF = V_{CC} | | 0.4 | V |

Switching Characteristics


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

| | PARAMETER | TEST CONDITIONS | TYP ⁽¹⁾ | UNIT |
|----------------------|---|-----------------------|--------------------|------|
| t _{valid} | Propagation delay time, low- to high-level output | V _{CC} = 5 V | 1 | μs |
| t _{invalio} | Propagation delay time, high- to low-level output | V _{CC} = 5 V | 30 | μs |
| t _{en} | Supply enable time | V _{CC} = 5 V | 100 | μs |

⁽¹⁾ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.




PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50~\Omega$, 50% duty cycle, $t_f \le 10~ns$, $t_f \le 10~ns$.


Figure 1. Driver Slew Rate



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 2. Driver Pulse Skew




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50 \ \Omega$, 50% duty cycle, $t_r \le 10 \ ns$.

Figure 3. Receiver Propagation Delay Times



PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.


- B. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.
- C. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- D. t_{PZL} and t_{PZH} are the same as t_{en}.


Figure 4. Receiver Enable and Disable Times



PARAMETER MEASUREMENT INFORMATION








 $^{^{\}dagger}$ Auto-powerdown disables drivers and reduces supply current to 1 $\mu A.$

NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 5 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_f \le 10$ ns.

Figure 5. INVALID Propagation Delay Timnes and Supply Enabling Time





 $^{^{\}dagger}$ C3 can be connected to $V_{CC}\, or \, GND.$

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

| V _{CC} | C1 | C2, C3, and C4 |
|--|------------------------------|------------------------------|
| $\begin{array}{c} \textbf{3.3 V} \pm \textbf{0.3 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{3 V to 5.5 V} \end{array}$ | 0.1 μF 0.047 μF 0.1 μF | 0.1 μF 0.33 μF 0.47 μF |

Figure 6. Typical Operating Circuit and Capacitor Values



ESD Protection

TI MAX3243E devices have standard ESD protection structures incorporated on the pins to protect against electrostatic discharges encountered during assembly and handling. In addition, the RS232 bus pins (driver outputs and receiver inputs) of these devices have an extra level of ESD protection. Advanced ESD structures were designed to successfully protect these bus pins against ESD discharge of ±15-kV in all states: normal operation, shutdown, and powered down. The MAX3243E devices are designed to continue functioning properly after an ESD occurrence without any latchup.

The MAX3243E devices have three specified ESD limits on the driver outputs and receiver inputs, with respect to GND:

- ±15-kV Human Body Model (HBM)
- ±15-kV IEC61000-4-2, Air-Gap Discharge (formerly IEC1000-4-2)
- ±8-kV IEC61000-4-2, Contact Discharge

ESD Test Conditions

ESD testing is stringently performed by TI, based on various conditions and procedures. Please contact TI for a reliability report that documents test setup, methodology, and results.

Human Body Model (HBM)

The Human Body Model of ESD testing is shown in Figure 7, while Figure 8 shows the current waveform that is generated during a discharge into a low impedance. The model consists of a 100-pF capacitor, charged to the ESD voltage of concern, and subsequently discharged into the DUT through a $1.5k-\Omega$ resistor.




Figure 7. HBM ESD Test Circuit






Figure 8. Typical HBM Current Waveform

IEC61000-4-2 (Formerly Known as IEC1000-4-2)

Unlike the HBM, MM, and CDM ESD tests that apply to component level integrated circuits, the IEC61000-4-2 is a system-level ESD testing and performance standard that pertains to the end equipment. The MAX3243E is designed to enable the manufacturer in meeting the highest level (Level 4) of IEC61000-4-2 ESD protection with no further need of external ESD protection circuitry. The more stringent IEC test standard has a higher peak current than the HBM, due to the lower series resistance in the IEC model.

Figure 9 shows the IEC61000-4-2 model, and Figure 10 shows the current waveform for the corresponding ±8-kV Contact-Discharge (Level 4) test. This waveform is applied to a probe that has been connected to the DUT. On the other hand, the corresponding ±15-kV (Level 4) Air-Gap Discharge test involves approaching the DUT with an already energized probe.




Figure 9. Simplified IEC61000-4-2 ESD Test Circuit






Figure 10. Typical Current Waveform of IEC61000-4-2 ESD Generator

Machine Model

The Machine Model (MM) ESD test applies to all pins using a 200-pF capacitor with no discharge resistance. The purpose of the MM test is to simulate possible ESD conditions that can occur during the handling and assembly processes of manufacturing. In this case, ESD protection is required for all pins, not just RS-232 pins. However, after PC board assembly, the MM test is no longer as pertinent to the RS-232 pins.



REVISION HISTORY

| Cł | nanges from Revision C (February 2009) to Revision D | Page |
|----|--|------|
| • | Deleted "VALID RIN RS-232 LEVEL" from INPUTS. | 3 |
| • | Deleted "ROUT2B is active" RECEIVER STATUS and combined ROUT outputs. | 3 |
| • | Added New Table "ROUT2B and INVALID Outputs" defining truth table for ROUT2B and INVALID outputs | 3 |
| • | Changed "VALID_RIN" entry from "YES" to "NO." | 3 |





24-Aug-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------|---------------------|--------------|----------------------|---------|
| MAX3243ECDB | ACTIVE | SSOP | DB | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | MAX3243EC | Sample |
| MAX3243ECDBG4 | ACTIVE | SSOP | DB | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | MAX3243EC | Sample |
| MAX3243ECDBR | ACTIVE | SSOP | DB | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | MAX3243EC | Sample |
| MAX3243ECDW | ACTIVE | SOIC | DW | 28 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | MAX3243EC | Sample |
| MAX3243ECDWR | ACTIVE | SOIC | DW | 28 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | MAX3243EC | Sample |
| MAX3243ECPW | ACTIVE | TSSOP | PW | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | MP243EC | Sample |
| MAX3243ECPWE4 | ACTIVE | TSSOP | PW | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | MP243EC | Sample |
| MAX3243ECPWR | ACTIVE | TSSOP | PW | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | MP243EC | Sample |
| MAX3243ECPWRG4 | ACTIVE | TSSOP | PW | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | MP243EC | Sample |
| MAX3243ECRHBR | ACTIVE | VQFN | RHB | 32 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | MP243E | Sample |
| MAX3243EIDB | ACTIVE | SSOP | DB | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MAX3243EI | Sample |
| MAX3243EIDBR | ACTIVE | SSOP | DB | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MAX3243EI | Sample |
| MAX3243EIDW | ACTIVE | SOIC | DW | 28 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MAX3243EI | Sample |
| MAX3243EIDWR | ACTIVE | SOIC | DW | 28 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MAX3243EI | Sample |
| MAX3243EIDWRG4 | ACTIVE | SOIC | DW | 28 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MAX3243EI | Sample |
| MAX3243EIPW | ACTIVE | TSSOP | PW | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MP243EI | Sample |
| MAX3243EIPWE4 | ACTIVE | TSSOP | PW | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MP243EI | Sample |



PACKAGE OPTION ADDENDUM

24-Aug-2018

| Orderable Device | Status | Package Type | _ | Pins | _ | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| MAX3243EIPWG4 | ACTIVE | TSSOP | PW | 28 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MP243EI | Samples |
| MAX3243EIPWR | ACTIVE | TSSOP | PW | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MP243EI | Samples |
| MAX3243EIPWRE4 | ACTIVE | TSSOP | PW | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MP243EI | Samples |
| MAX3243EIPWRG4 | ACTIVE | TSSOP | PW | 28 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | MP243EI | Samples |
| MAX3243EIRHBR | ACTIVE | VQFN | RHB | 32 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | MR243E | Samples |
| MAX3243EIRHBRG4 | ACTIVE | VQFN | RHB | 32 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | MR243E | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

24-Aug-2018

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jul-2018

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| MAX3243ECDWR | SOIC | DW | 28 | 1000 | 330.0 | 32.4 | 11.35 | 18.67 | 3.1 | 16.0 | 32.0 | Q1 |
| MAX3243ECPWR | TSSOP | PW | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| MAX3243ECRHBR | VQFN | RHB | 32 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |
| MAX3243EIDWR | SOIC | DW | 28 | 1000 | 330.0 | 32.4 | 11.35 | 18.67 | 3.1 | 16.0 | 32.0 | Q1 |
| MAX3243EIPWR | TSSOP | PW | 28 | 2000 | 330.0 | 16.4 | 6.9 | 10.2 | 1.8 | 12.0 | 16.0 | Q1 |
| MAX3243EIRHBR | VQFN | RHB | 32 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |

www.ti.com 15-Jul-2018



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MAX3243ECDWR | SOIC | DW | 28 | 1000 | 367.0 | 367.0 | 55.0 |
| MAX3243ECPWR | TSSOP | PW | 28 | 2000 | 367.0 | 367.0 | 38.0 |
| MAX3243ECRHBR | VQFN | RHB | 32 | 3000 | 367.0 | 367.0 | 35.0 |
| MAX3243EIDWR | SOIC | DW | 28 | 1000 | 367.0 | 367.0 | 55.0 |
| MAX3243EIPWR | TSSOP | PW | 28 | 2000 | 367.0 | 367.0 | 38.0 |
| MAX3243EIRHBR | VQFN | RHB | 32 | 3000 | 367.0 | 367.0 | 35.0 |



SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters



RHB (S-PVQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.