

3.3V ZERO DELAY CLOCK MULTIPLIER

FEATURES:

- Phase-Lock Loop Clock Distribution for Applications ranging from 10MHz to 133MHz operating frequency
- · Distributes one clock input to two banks of four outputs
- · Separate output enable for each output bank
- External feedback (FBK) pin is used to synchronize the outputs to the clock input
- Output Skew <200 ps
- Low jitter <200 ps cycle-to-cycle
- 1x, 2x, 4x output options (see table):
 - IDT2308A-1 1x
 - IDT2308A-2 1x, 2x
 - IDT2308A-3 2x, 4x
 - IDT2308A-4 2x
 - IDT2308A-1H and -2H for High Drive
- · No external RC network required
- Operates at 3.3V VDD
- Available in SOIC and TSSOP packages

DESCRIPTION:

The IDT2308A is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.


The IDT2308A has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode. In test mode, the PLL is turned off, and the input clock directly drives the outputs for system testing purposes. In the absence of an input clock, the IDT2308A enters power down. In this mode, the device will draw less than 12µA for Commercial Temperature range and less than 25µA for Industrial temperature range, and the outputs are tri-stated.

The IDT2308A is available in six unique configurations for both prescaling and multiplication of the Input REF Clock. (See available options table.)

The PLL is closed externally to provide more flexibility by allowing the user to control the delay between the input clock and the outputs.

The IDT2308A is characterized for both Industrial and Commercial operation.

FUNCTIONAL BLOCK DIAGRAM




1

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

AUGUST 2012

PINCONFIGURATION



SOIC/ TSSOP TOP VIEW

PIN DESCRIPTION

	Pin Number	Functional Description
REF	1	Input Reference Clock, 5 Volt Tolerant Input
CLKA1 ⁽¹⁾	2	Clock Output for Bank A
CLKA2 ⁽¹⁾	3	Clock Output for Bank A
Vdd	4	3.3V Supply
GND	5	Ground
CLKB1 ⁽¹⁾	6	Clock Output for Bank B
CLKB2 ⁽¹⁾	7	Clock Output for Bank B
S2 ⁽²⁾	8	Select Input, Bit 2
S1 ⁽²⁾	9	Select Input, Bit 1
CLKB3 ⁽¹⁾	10	Clock Output for Bank B
CLKB4 ⁽¹⁾	11	Clock Output for Bank B
GND	12	Ground
Vdd	13	3.3V Supply
CLKA3 ⁽¹⁾	14	Clock Output for Bank A
CLKA4 ⁽¹⁾	15	Clock Output for Bank A
FBK	16	PLL Feedback Input

NOTES:

1. Weak pull down on all outputs.

2. Weak pull ups on these inputs.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Max.	Unit
Vdd	Supply Voltage Range	-0.5 to +4.6	V
VI ⁽²⁾	Input Voltage Range (REF)	–0.5 to +5.5	V
VI	Input Voltage Range	–0.5 to	V
	(except REF)	Vdd+0.5	
IIК (VI < 0)	Input Clamp Current	-50	mA
ю	Continuous Output Current	±50	mA
(Vo = 0 to VDD)			
VDD or GND	Continuous Current	±100	mA
TA = 55°C	Maximum Power Dissipation	0.7	W
(in still air) ⁽³⁾			
Tstg	Storage Temperature Range	-65 to +150	°C
Operating	Commercial Temperature	0 to +70	°C
Temperature	Range		
Operating	Industrial Temperature	-40 to +85	°C
Temperature	Range		

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

APPLICATIONS:

- SDRAM
- Telecom
- Datacom
- PC Motherboards/Workstations
- · Critical Path Delay Designs

FUNCTION TABLE⁽¹⁾ SELECT INPUT DECODING

S2	S1	CLK A	CLK B	Output Source	PLL Shut Down
L	L	Tri-State	Tri-State	PLL	Y
L	Н	Driven	Tri-State	PLL	Ν
Н	L	Driven	Driven	REF	Y
Н	Н	Driven	Driven	PLL	Ν

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

AVAILABLE OPTIONS FOR IDT2308A

Device	Feedback From	Bank A Frequency	Bank B Frequency
IDT2308A-1	Bank A or Bank B	Reference	Reference
IDT2308A-1H	Bank A or Bank B	Reference	Reference
IDT2308A-2	Bank A	Reference	Reference/2
IDT2308A-2	Bank B	2 x Reference	Reference
IDT2308A-2H	Bank A	Reference	Reference/2
IDT2308A-2H	Bank B	2 x Reference	Reference
IDT2308A-3	Bank A	2 x Reference	Reference or Reference ⁽¹⁾
IDT2308A-3	Bank B	4 x Reference	2 x Reference
IDT2308A-4	Bank A or Bank B	2 x Reference	2 x Reference

NOTE:

1. Output phase is indeterminant (0° or 180° from input clock).

ZERO DELAY AND SKEW CONTROL

To close the feedback loop of the IDT2308A, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin will be driving a total load of 7pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input-output delay.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. Ensure the outputs are loaded equally, for zero output-output skew.

OPERATING CONDITIONS-COMMERCIAL

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vdd	Supply Voltage		3	3.6	V
TA	Operating Temperature (Ambient Temperature)		0	70	°C
Cl	Load Capacitance below 100MHz		—	30	pF
	Load Capacitance from 100MHz to 133MHz		—	15	pF
Cin	Input Capacitance ⁽¹⁾		_	7	pF

NOTE:

1. Applies to both REF and FBK.

DCELECTRICAL CHARACTERISTICS-COMMERCIAL

Symbol	Parameter	Conditi	ons	Min.	Тур. ⁽¹⁾	Max.	Unit
Vil	Input LOW Voltage Level			—	—	0.8	V
Vih	Input HIGH Voltage Level			2	—	—	V
١L	Input LOW Current	VIN = 0V		_	—	50	μA
Ін	Input HIGH Current	Vin = Vdd		—	—	100	μA
Vol	Output LOW Voltage	IOL = 8mA (-1, -2, -3, -4)		_	—	0.4	V
		IoL = 12mA (-1H, -2H)					
Vон	Output HIGH Voltage	IOH = -8mA (-1, -2, -3, -4)		2.4	—	—	V
		Іон = -12mA (-1H, -2H)					
IDD_PD	Power Down Current	REF = 0MHz (S2 = S1 = H)		—	—	12	μA
			100MHz CLKA (-1, -2, -3, -4)	_	_	45	
			100MHz CLKA (-1H, -2H)	_	_	70	
Idd	Supply Current	Unloaded Outputs	66MHz CLKA (-1, -2, -3, -4)	_	_	32	mA
		Select Inputs at VDD or GND	66MHz CLKA (-1H, -2H)	—	_	50	
			33MHz CLKA (-1, -2, -3, -4)	_	_	18	
			33MHz CLKA (-1H, -2H)	_	-	30	

SWITCHING CHARACTERISTICS-COMMERCIAL

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	30pF Load, all devices	10	-	100	MHz
tı	Output Frequency	20pF Load, -1H, -2H Devices	10	-	133.3	MHz
tı	Output Frequency	15pF Load, -1, -2, -3, -4 devices	10	_	133.3	MHz
	Duty Cycle = $t_2 \div t_1$	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
	(-1, -2, -3, -4, -1H, -2H)	30pF Load				
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT = 50MHz	45	50	55	%
	(-1, -2, -3, -4, -1H, -2H)	15pF Load				
t3	Rise Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 30pF Load		_	2.2	ns
t3	Rise Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 15pF Load	-	-	1.5	ns
t3	Rise Time (-1H, -2H)	Measured between 0.8V and 2V, 30pF Load	-	-	1.5	ns
t4	Fall Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 30pF Load	-	-	2.2	ns
t4	Fall Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 15pF Load	-	-	1.5	ns
t4	Fall Time (-1H)	Measured between 0.8V and 2V, 30pF Load	-	_	1.25	ns
ts	Output to Output Skew on same Bank	All outputs equally loaded	-	_	200	ps
	(-1, -2, -3, -4)					
	Output to Output Skew (-1H, -2H)	All outputs equally loaded	- 1	- 1	200	ps
	Output Bank A to Output Bank B (-1, -4, -2H)	All outputs equally loaded	-	-	200	ps
	Output Bank A to Output Bank B Skew (-2, -3)	All outputs equally loaded	_	_	400	ps
t6	Delay, REF Rising Edge to FBK Rising Edge	Measured at VDD/2	_	0	±250	ps
tz	Device to Device Skew	Measured at VDD/2 on the FBK pins of devices	_	0	700	ps
t8	Output Slew Rate	Measured between 0.8V and 2V on -1H, -2H	1	_	_	V/ns
		device using Test Circuit 2				
tı	Cycle to Cycle Jitter	Measured at 66.67 MHz, loaded outputs, 15pF Load	_		200	
	(-1, -1H, -4)	Measured at 66.67 MHz, loaded outputs, 30pF Load	-		200	ps
		Measured at 133.3 MHz, loaded outputs, 15pF Load	_	_	100	1
IJ	Cycle to Cycle Jitter	Measured at 66.67 MHz, loaded outputs, 30pF Load	-	_	400	ps
	(-2, -2H, -3)	Measured at 66.67 MHz, loaded outputs, 15pF Load		-	400	1
t LOCK	PLL Lock Time	Stable Power Supply, valid clocks presented	-		1	ms
		on REF and FBK pins				

OPERATING CONDITIONS-INDUSTRIAL

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vdd	Supply Voltage		3	3.6	V
TA	Operating Temperature (Ambient Temperature)		-40	+85	°C
Cl	Load Capacitance below 100MHz		—	30	pF
	Load Capacitance from 100MHz to 133MHz		—	15	pF
Cin	Input Capacitance ⁽¹⁾		_	7	pF

NOTE:

1. Applies to both REF and FBK.


DC ELECTRICAL CHARACTERISTICS-INDUSTRIAL

Symbol	Parameter	Conditi	ons	Min.	Тур. ⁽¹⁾	Max.	Unit
VIL	Input LOW Voltage Level			—	—	0.8	V
Vih	Input HIGH Voltage Level			2	—	—	V
lil	Input LOW Current	VIN = 0V		_	—	50	μA
Ін	Input HIGH Current	VIN = VDD		_	—	100	μA
Vol	Output LOW Voltage	IOL = 8mA (-1, -2, -3, -4)		_	—	0.4	V
		IoL = 12mA (-1H, -2H)					
Vон	Output HIGH Voltage	Іон = -8mA (-1, -2, -3, -4)		2.4	—	_	V
		Іон = -12mA (-1H, -2H)					
IDD_PD	Power Down Current	REF = 0MHz (S2 = S1 = H)		_	—	25	μA
			100MHz CLKA (-1, -2, -3, -4)	_	—	45	
			100MHz CLKA (-1H, -2H)	_	_	70	
ldd	Supply Current	Unloaded Outputs	66MHz CLKA (-1, -2, -3, -4)	_	_	32	mA
		Select Inputs at VDD or GND	66MHz CLKA (-1H, -2H)	_	_	50	
			33MHz CLKA (-1, -2, -3, -4)	_	_	18	
			33MHz CLKA (-1H, -2H)	_	—	30	


SWITCHING CHARACTERISTICS-INDUSTRIAL

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	30pF Load, all devices	10		100	MHz
tı	Output Frequency	20pF Load, -1H, -2H Devices	10		133.3	MHz
tı	Output Frequency	15pF Load, -1, -2, -3, -4 devices	10	_	133.3	MHz
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
	(-1, -2, -3, -4, -1H, -2H)	30pF Load				
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT = 50MHz	45	50	55	%
	(-1, -2, -3, -4, -1H, -2H)	15pF Load				
t3	Rise Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 30pF Load		_	2.2	ns
t3	Rise Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 15pF Load	_	—	1.5	ns
t3	Rise Time (-1H, -2H)	Measured between 0.8V and 2V, 30pF Load	_	_	1.5	ns
t4	Fall Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 30pF Load	_		2.2	ns
t4	Fall Time (-1, -2, -3, -4)	Measured between 0.8V and 2V, 15pF Load	_		1.5	ns
t4	Fall Time (-1H)	Measured between 0.8V and 2V, 30pF Load		_	1.25	ns
ts	Output to Output Skew on same Bank	All outputs equally loaded			200	ps
	(-1, -2, -3, -4)					
	Output to Output Skew (-1H, -2H)	All outputs equally loaded	_		200	ps
	Output Bank A to Output Bank B (-1, -4, -2H)	All outputs equally loaded	_		200	ps
	Output Bank A to Output Bank B Skew (-2, -3)	All outputs equally loaded	_	_	400	ps
t6	Delay, REF Rising Edge to FBK Rising Edge	Measured at VDD/2	_	0	±250	ps
tz	Device to Device Skew	Measured at VDD/2 on the FBK pins of devices		0	700	ps
t8	Output Slew Rate	Measured between 0.8V and 2V on -1H, -2H	1		—	V/ns
		device using Test Circuit 2				
tı	Cycle to Cycle Jitter	Measured at 66.67 MHz, loaded outputs, 15pF Load			200	
	(-1, -1H, -4)	Measured at 66.67 MHz, loaded outputs, 30pF Load	_	_	200	ps
		Measured at 133.3 MHz, loaded outputs, 15pF Load		_	100	1
tJ	Cycle to Cycle Jitter	Measured at 66.67 MHz, loaded outputs, 30pF Load			400	ps
	(-2, -2H, -3)	Measured at 66.67 MHz, loaded outputs, 15pF Load		—	400	1
t LOCK	PLL Lock Time	Stable Power Supply, valid clocks presented		—	1	ms
		on REF and FBK pins				


SWITCHING WAVEFORMS




Duty Cycle Timing




All Outputs Rise/Fall Time












Device to Device Skew

TEST CIRCUITS

TEST CIRCUIT 1


TEST CIRCUIT 2



Test Circuit for all Parameters Except t8

Test Circuit for t8, Output Slew Rate On -1H and -2H Devices

ORDERING INFORMATION



Ordering Code	Package Type	Operating Range
IDT2308A-1DCG	16-Pin SOIC	Commercial
IDT2308A-1DCGI	16-Pin SOIC	Industrial
IDT2308A-1HDCG	16-Pin SOIC	Commercial
IDT2308A-1HDCGI	16-Pin SOIC	Industrial
IDT2308A-1HPG	16-Pin TSSOP	Commercial
IDT2308A-1HPGG	16-Pin TSSOP	Commercial
IDT2308A-1HPGGI	16-Pin TSSOP	Industrial
IDT2308A-1HPGI	16-Pin TSSOP	Industrial
IDT2308A-2DCG	16-Pin SOIC	Commercial
IDT2308A-2DCGI	16-Pin SOIC	Industrial
IDT2308A-2HDCG	16-Pin SOIC	Commercial
IDT2308A-2HDCGI	16-Pin SOIC	Industrial
IDT2308A-3DCG	16-Pin SOIC	Commercial
IDT2308A-3DCGI	16-Pin SOIC	Industrial
IDT2308A-4DCG	16-Pin SOIC	Commercial
IDT2308A-4DCG	16-Pin SOIC	
ID12300A-4DCGI		

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

 2308A-3DCG
 2308A-5HPGG8
 2308A-4DCG8
 2308A-5HPGG
 2308A-1HPGGI8
 2308A-2DCG8
 2308A-1DCG8

 2308A-1HPGG8
 2308A-1DCG8
 2308A-2DCGI8
 2308A-4DCGI8
 2308A-4DCGI
 2308A-4DCGI
 2308A-4DCGI
 2308A-1HDCG8

 2308A-2HDCG
 2308A-3DCGI8
 2308A-4DCG
 2308A-2DCGI
 2308A-1DCGI
 2308A-2DCGI
 2308A-20CGI
 2308A-20CGI