











LM3480 SNVS011H-JUNE 1999-REVISED SEPTEMBER 2015

# LM3480 100-mA, SOT-23, Quasi Low-Dropout Linear Voltage Regulator

#### **Features**

- Input Voltage Range: up to 30 V
- 3.3-V, 5-V, 12-V, and 15-V Versions Available
- Packaged in the Tiny 3-Lead SOT-23 Package
- 30-V Maximum Input for Operation
- 1.2-V Ensured Maximum Dropout Over Full Load and Temperature Ranges
- 100-mA Ensured Minimum Load Current
- ±5% Ensured Output Voltage Tolerance Over Full Load and Temperature Ranges
- -40 to +125°C Junction Temperature Range for Operation

# 2 Applications

- Tiny Alternative to LM78Lxx Series and Similar Devices
- Tiny 5-V ±5% to 3.3-V, 100-mA Converter
- Post Regulator for Switching DC/DC Converter
- Bias Supply for Analog Circuits

# 3 Description

The LM3480 is an integrated linear voltage regulator. It features operation from an input as high as 30 V and an ensured maximum dropout of 1.2 V at the full 100-mA load. Standard packaging for the LM3480 is the 3-lead SOT-23 package.

The 5-V, 12-V, and 15-V members of the LM3480 series are intended as tiny alternatives to industry standard LM78Lxx series and similar devices. The 1.2-V quasi-low dropout of LM3480 series devices makes them a nice fit in many applications where the 2-V to 2.5-V dropout of LM78Lxx series devices precludes their (LM78Lxx series devices) use.

The LM3480 series also features a 3.3-V member. The SOT-23 packaging and quasi-low dropout features of the LM3480 series converge in this device to provide a very nice, very tiny, 3.3-V, 100-mA bias supply that regulates directly off the system 5-V ±5% power supply.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM3480	SOT-23 (3)	2.92 mm × 1.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Circuit






Table o	f Contents
---------	------------

1	Features 1	7.3 Feature Description 1	10
2	Applications 1	7.4 Device Functional Modes 1	10
3	Description 1	8 Application and Implementation 1	1
4	Revision History2	8.1 Application Information 1	11
5	Pin Configuration and Functions	8.2 Typical Application 1	11
6	Specifications4	9 Power Supply Recommendations 1	13
•	6.1 Absolute Maximum Ratings	10 Layout 1	3
	6.2 ESD Ratings	10.1 Layout Guidelines 1	13
	6.3 Recommended Operating Conditions	10.2 Layout Example 1	13
	6.4 Thermal Information	11 Device and Documentation Support 1	4
	6.5 Electrical Characteristics: LM3480-3.3, LM3480-5 5	11.1 Community Resources 1	14
	6.6 Electrical Characteristics: LM3480-12, LM3480-15 6	11.2 Trademarks 1	14
	6.7 Typical Characteristics	11.3 Electrostatic Discharge Caution 1	14
7	Detailed Description 10	11.4 Glossary 1	14
•	7.1 Overview	12 Mechanical, Packaging, and Orderable	
	7.2 Functional Block Diagram	Information 1	14

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	nanges from Revision G (February 2015) to Revision H	Page
•	Replaced Functional Block Diagram	10
•	Changed text of External Capacitors subsection	11
•	Changed text of Output Capacitor subsection	11
CI	nanges from Revision F (December 2014) to Revision G	Page
•	Changed pin numbers indicated in <i>Typical Application</i> drawing; fix typos	1
•	Deleted soldering specs - found in POA	4
•	Changed Handling Ratings to ESD Ratings format	4
CI	nanges from Revision E (March 2013) to Revision F	Page
•	Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section; add updated Thermal Information	1
CI	nanges from Revision D (March 2013) to Revision E	Page
•	Changed layout of National Data Sheet to TI format	9

Submit Documentation Feedback

Copyright © 1999–2015, Texas Instruments Incorporated



# 5 Pin Configuration and Functions



**Pin Functions** 

P	PIN		DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
OUT	1	0	Output voltage			
IN	2	1	Input voltage supply			
GND	3	_	Common ground			

Copyright © 1999–2015, Texas Instruments Incorporated



# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

	MIN	MAX	UNIT
Input voltage (IN to GND)	-0.3	35	V
Power dissipation <sup>(3)</sup>		Internally Limited	
Junction temperature (3)	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Recommended Operating Conditions are conditions under which operation of the device is ensured. Recommended operating ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics: LM3480-3.3, LM3480-5.
- (2) If Military- or Aerospace-specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (3) The Absolute Maximum power dissipation depends on the ambient temperature and can be calculated using P = (T<sub>J</sub> T<sub>A</sub>) / R<sub>θJA</sub> where T<sub>J</sub> is the junction temperature, T<sub>A</sub> is the ambient temperature, and R<sub>θJA</sub> is the junction-to-ambient thermal resistance. The 370-mW rating results from substituting the Absolute Maximum junction temperature, 150°C for T<sub>J</sub>, 50°C for T<sub>A</sub>, and 269.6°C/W for R<sub>θJA</sub>. More power can be safely dissipated at lower ambient temperatures. Less power can be safely dissipated at higher ambient temperatures. The Absolute Maximum power dissipation can be increased by 3.7 mW for each °C below 50°C ambient. It must be derated by 3.7 mW for each °C above 50°C ambient. Heat sinking enables the safe dissipation of more power. The LM3480 actively limits its junction temperature to about 150°C.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Maximum input voltage (IN to GND)	0	30	V
Junction temperature (T <sub>J</sub> )	-40	125	°C

<sup>(1)</sup> Absolute Maximum Ratings are limits beyond which damage to the device may occur. Recommended Operating Conditions are conditions under which operation of the device is ensured. Recommended operating ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics: LM3480-3.3, LM3480-5.

#### 6.4 Thermal Information

		LM3480	
	THERMAL METRIC <sup>(1)</sup>	SOT-23 (DBZ)	UNIT
		3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	269.6	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	141.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	63.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	24.2	
ΨЈВ	Junction-to-board characterization parameter	62.1	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: LM3480



# 6.5 Electrical Characteristics: LM3480-3.3, LM3480-5

Typical and other limits apply for  $T_A = T_J = 25$ °C, unless otherwise specified. Nominal output voltage ( $V_{NOM}$ ) = 3.3 V or 5

	DADAMETED	V <sub>t</sub>		$_{\rm DM} = 3.3$	V	$V_{NOM} = 5 V$			UNIT
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
		$V_{IN} = V_{NOM} + 1.5 V$ 1 mA \le I <sub>OUT</sub> \le 100 mA	3.17	3.3	3.43	4.8	5	5.2	
V <sub>OUT</sub>	Output voltage	$V_{IN} = V_{NOM} + 1.5 V$ 1 mA \leq I <sub>OUT</sub> \leq 100 mA -40°C \leq T <sub>J</sub> \leq 125°C	3.14		3.46	4.75		5.25	V
		$V_{NOM} + 1.5 V \le V_{IN} \le 30 V$ $I_{OUT} = 1 \text{ mA}$		10			12		
ΔV <sub>OUT</sub>	Line regulation	$V_{NOM}$ + 1.5 V $\leq$ $V_{IN}$ $\leq$ 30 V $I_{OUT}$ = 1 mA $-40^{\circ}$ C $\leq$ T <sub>J</sub> $\leq$ 125 $^{\circ}$ C			25			25	mV
		$V_{IN} = V_{NOM} + 1.5 V$ 10 mA \leq I <sub>OUT</sub> \leq 100 mA		20			20		
ΔV <sub>OUT</sub>	Load regulation	$V_{IN} = V_{NOM} + 1.5 V$ 10 mA $\leq I_{OUT} \leq 100 m$ $-40^{\circ}C \leq T_{J} \leq 125^{\circ}C$			40			40	mV
		$V_{NOM}$ + 1.5 V $\leq$ $V_{IN}$ $\leq$ 30 V No Load		2			2		
I <sub>GND</sub>	Ground pin current	$V_{NOM}$ + 1.5 V $\leq$ $V_{IN}$ $\leq$ 30 V No Load, -40°C $\leq$ T <sub>J</sub> $\leq$ 125°C			4			4	mA
		I <sub>OUT</sub> = 10 mA		0.7	0.9		0.7	0.9	
V <sub>IN</sub> - V <sub>OUT</sub>	Dropoutvoltage	$I_{OUT} = 10 \text{ mA}$ -40°C $\leq T_J \leq 125$ °C			1			1	V
		I <sub>OUT</sub> = 100 mA		0.9	1.1		0.9	1.1	
		$I_{OUT} = 100 \text{ mA}$ -40°C \le T <sub>J</sub> \le 125°C			1.2			1.2	V
e <sub>n</sub>	Output noise voltage	V <sub>IN</sub> = 10 V Bandwidth: 10 Hz to 100 kHz		100			150		$\mu V_{rms}$

Product Folder Links: LM3480

 <sup>(1)</sup> A typical is the center of characterization data taken with T<sub>A</sub> = T<sub>J</sub> = 25°C. Typicals are not ensured.
 (2) All limits are ensured. All electrical characteristics having room-temperature limits are tested during production with T<sub>A</sub> = T<sub>J</sub> = 25°C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

(3) All voltages except dropout are with respect to the voltage at the GND pin.



#### 6.6 Electrical Characteristics: LM3480-12, LM3480-15

Typical and other limits apply for  $T_A = T_J = 25$ °C, unless otherwise specified. Nominal output voltage ( $V_{NOM}$ ) = 12 V or 15

	DADAMETED	TEST COMPITIONS	V <sub>N</sub>	V <sub>NOM</sub> = 12 V			<sub>OM</sub> = 15	V	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		$V_{IN} = V_{NOM} + 1.5 V$ 1 mA \leq I <sub>OUT</sub> \leq 100 mA	11.52	12	12.48	14.4	15	15.6	
V <sub>OUT</sub>	Output voltage	$V_{IN} = V_{NOM} + 1.5 \text{ V}$ 1 mA $\leq I_{OUT} \leq 100 \text{ mA}$ $-40^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}$	11.4		12.6	14.25		15.75	V
		$V_{NOM}$ + 1.5 V $\leq$ $V_{IN}$ $\leq$ 30 V $I_{OUT}$ = 1 mA		14			16		
ΔV <sub>OUT</sub>	Line regulation	$V_{NOM} + 1.5 \text{ V} \le V_{IN} \le 30 \text{ V}$ $I_{OUT} = 1 \text{ mA}$ $-40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$			40			40	mV
		$V_{IN} = V_{NOM} + 1.5 \text{ V}$ 10 mA \leq I <sub>OUT</sub> \leq 100 mA		36			45		
ΔV <sub>OUT</sub> Load regulation	Load regulation	$V_{IN} = V_{NOM} + 1.5 \text{ V}$ $10 \text{ mA} \le I_{OUT} \le 100 \text{ mA}$ $-40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$			60			75	mV
	Cround his ourrent	$V_{NOM}$ + 1.5 V $\leq$ $V_{IN}$ $\leq$ 30 V No Load		2			2		A
I <sub>GND</sub>	Ground pin current	$V_{NOM}$ + 1.5 V $\leq$ $V_{IN}$ $\leq$ 30 V No Load, $-40^{\circ}$ C $\leq$ $T_{J}$ $\leq$ 125 $^{\circ}$ C			4		·	4	mA 4
		I <sub>OUT</sub> = 10 mA		0.7	0.9		0.7	0.9	
V <sub>IN</sub> - V <sub>OUT</sub>	Durantualtana	$I_{OUT} = 10 \text{ mA},$ -40°C $\leq T_J \leq 125$ °C			1			1	V
	Dropout voltage	I <sub>OUT</sub> = 100 mA		0.9	1.1		0.9	1.1	
		$\begin{split} I_{OUT} &= 100 \text{ mA} \text{ ,} \\ -40^{\circ}\text{C} &\leq T_{J} \leq 125^{\circ}\text{C} \end{split}$			1.2			1.2	V
e <sub>n</sub>	Output noise voltage	V <sub>IN</sub> = 10 V Bandwidth: 10 Hz to 100 kHz		360			450		$\mu V_{rms}$


 <sup>(1)</sup> A typical is the center of characterization data taken with T<sub>A</sub> = T<sub>J</sub> = 25°C. Typicals are not ensured.
 (2) All limits are ensured. All electrical characteristics having room-temperature limits are tested during production with T<sub>A</sub> = T<sub>J</sub> = 25°C. All hot and cold limits are ensured by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

All voltages except dropout are with respect to the voltage at the GND pin.



# 6.7 Typical Characteristics


Unless indicated otherwise,  $V_{IN} = V_{NOM} + 1.5 \text{ V}$ ,  $C_{IN} = 0.1 \mu\text{F}$ ,  $C_{OUT} = 0.1 \mu\text{F}$ , and  $T_{A} = 25 ^{\circ}\text{C}$ .



# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**

Unless indicated otherwise,  $V_{IN} = V_{NOM} + 1.5 \text{ V}$ ,  $C_{IN} = 0.1 \text{ }\mu\text{F}$ ,  $C_{OUT} = 0.1 \text{ }\mu\text{F}$ , and  $T_{A} = 25^{\circ}\text{C}$ .



Submit Documentation Feedback

 $V_{IN}(V)$ 

Figure 11. Output Voltage vs Input Voltage


 $V_{IN}(V)$ 

Figure 12. Output Voltage vs Input Voltage



# **Typical Characteristics (continued)**

Unless indicated otherwise,  $V_{IN} = V_{NOM} + 1.5 \text{ V}$ ,  $C_{IN} = 0.1 \text{ }\mu\text{F}$ ,  $C_{OUT} = 0.1 \text{ }\mu\text{F}$ , and  $T_{A} = 25 ^{\circ}\text{C}$ .



Copyright © 1999–2015, Texas Instruments Incorporated




# 7 Detailed Description

#### 7.1 Overview

The LM3480 is an integrated linear voltage regulator with inputs that can be as high as 30 V. It ensures a maximum dropout of 1.2 V at the full load of 100 mA. The LM3480 has different output options including 3.3-V, 5-V, 12-V, and 15-V outputs, making LM3480 the tiny alternative to industry standard LM78Lxx series and similar devices.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 3.3-V, 5-V, 12-V, and 15-V Versions Available

The 3.3-V, 5-V, 12-V, and 15-V versions of LM3480 series are intended as tiny alternatives to industry standard LM78Lxx series and similar devices.

#### 7.3.2 1.2-V Ensured Maximum Dropout

The 1.2-V quasi-low dropout of the LM3480 series devices make them a nice fit in many application where the 2-V to 2.5-V dropout of LM78Lxx series devices precludes their use.

#### 7.4 Device Functional Modes

#### 7.4.1 Operation with $V_{IN} = 5 \text{ V}$

The 3.3-V member of LM3480 can operate with an input of 5 V ±5%, its tiny SOT-23 package and quasi-low dropout makes it suitable for providing a very tiny, 3.3-V, 100-mA bias supply from 5-V power supply.



# 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LM3480 is a linear voltage regulator with 1.2-V ensured maximum dropout and 100-mA ensured minimum load current. This device has 3.3-V, 5-V, 12-V, and 15-V versions. The implementation of LM3480 is discussed in this section.

# 8.2 Typical Application



#### 8.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	6.5 V
Output voltage	5 V
Output current	100 mA

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 External Capacitors

A minimum input and output capacitance value of 0.1  $\mu$ F is required for stability and adequate transient performance. There is no specific ESR limitation, although excessively high ESR will compromise transient performance. There is no specific limitation on a maximum capacitance value on the input or the output.

#### 8.2.2.1.1 Output Capacitor


The minimum output capacitance required to maintain stability is 0.1 µF. Larger values of output capacitance can be used to improve transient behavior.

#### 8.2.3 Application Curves

Unless indicated otherwise,  $V_{IN} = 6.5 \text{ V}$ ,  $V_{OUT} = 5 \text{ V}$ ,  $C_{OUT} = 0.1 \mu F$ , and  $T_A = 25 ^{\circ} C$ 

Product Folder Links: LM3480







# 9 Power Supply Recommendations

The LM3480 is designed to operated from up to a 30-V input voltage supply. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help to improve the output noise performance.


# 10 Layout

#### 10.1 Layout Guidelines

For best overall performance, place all the circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitors, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO circuit connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes the inductive parasitic, and thereby reduces load-current transients, minimizes noise, and increases circuit stability.

A ground reference plane is also recommended and is either embedded in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread heat from the LDO device. In most applications, this ground plane is necessary to meet thermal requirements.

# 10.2 Layout Example



Product Folder Links: LM3480



# 11 Device and Documentation Support

#### 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LM3480

www.ti.com 30-Sep-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM3480IM3-12	NRND	SOT-23	DBZ	3	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	LOC	
LM3480IM3-12/NOPB	ACTIVE	SOT-23	DBZ	3	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOC	Samples
LM3480IM3-15/NOPB	ACTIVE	SOT-23	DBZ	3	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOD	Samples
LM3480IM3-3.3	NRND	SOT-23	DBZ	3	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	LOA	
LM3480IM3-3.3/NOPB	ACTIVE	SOT-23	DBZ	3	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOA	Samples
LM3480IM3-5.0	NRND	SOT-23	DBZ	3	1000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	L0B	
LM3480IM3-5.0/NOPB	ACTIVE	SOT-23	DBZ	3	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0B	Samples
LM3480IM3X-12/NOPB	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOC	Samples
LM3480IM3X-15/NOPB	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LOD	Samples
LM3480IM3X-3.3	NRND	SOT-23	DBZ	3	3000	Non-RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	LOA	
LM3480IM3X-3.3/NOPB	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0A	Samples
LM3480IM3X-5.0/NOPB	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L0B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet J\$709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



# PACKAGE OPTION ADDENDUM

www.ti.com 30-Sep-2021

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2019

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3480IM3-12	SOT-23	DBZ	3	1000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3-12/NOPB	SOT-23	DBZ	3	1000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3-15/NOPB	SOT-23	DBZ	3	1000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3-3.3	SOT-23	DBZ	3	1000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3-3.3/NOPB	SOT-23	DBZ	3	1000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3-5.0	SOT-23	DBZ	3	1000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3-5.0/NOPB	SOT-23	DBZ	3	1000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3X-12/NOPB	SOT-23	DBZ	3	3000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3X-15/NOPB	SOT-23	DBZ	3	3000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3X-3.3	SOT-23	DBZ	3	3000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3X-3.3/NOPB	SOT-23	DBZ	3	3000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3
LM3480IM3X-5.0/NOPB	SOT-23	DBZ	3	3000	178.0	8.4	3.3	2.9	1.22	4.0	8.0	Q3

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 29-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3480IM3-12	SOT-23	DBZ	3	1000	210.0	185.0	35.0
LM3480IM3-12/NOPB	SOT-23	DBZ	3	1000	210.0	185.0	35.0
LM3480IM3-15/NOPB	SOT-23	DBZ	3	1000	210.0	185.0	35.0
LM3480IM3-3.3	SOT-23	DBZ	3	1000	210.0	185.0	35.0
LM3480IM3-3.3/NOPB	SOT-23	DBZ	3	1000	210.0	185.0	35.0
LM3480IM3-5.0	SOT-23	DBZ	3	1000	210.0	185.0	35.0
LM3480IM3-5.0/NOPB	SOT-23	DBZ	3	1000	210.0	185.0	35.0
LM3480IM3X-12/NOPB	SOT-23	DBZ	3	3000	210.0	185.0	35.0
LM3480IM3X-15/NOPB	SOT-23	DBZ	3	3000	210.0	185.0	35.0
LM3480IM3X-3.3	SOT-23	DBZ	3	3000	210.0	185.0	35.0
LM3480IM3X-3.3/NOPB	SOT-23	DBZ	3	3000	210.0	185.0	35.0
LM3480IM3X-5.0/NOPB	SOT-23	DBZ	3	3000	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203227/C





SMALL OUTLINE TRANSISTOR



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration TO-236, except minimum foot length.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated